Senior Full-Custom Silicon Analog Design Engineer, Raxium
- linkCopy link
- emailEmail a friend
Minimum qualifications:
- Bachelor’s degree in Electrical Engineering, Computer Engineering, or equivalent practical experience.
- 8 years of full-custom SOC design experience.
- Experience supporting tape-outs of analog and mixed-signal circuits in advanced CMOS nodes (e.g., 22nm, 12nm, FinFET).
- Experience with standard electronic design automation (EDA) layout, parasitic extraction, and schematic simulation tools (e.g., Virtuoso, Spectre, Calibre, Primsim, or HSPICE).
- Experience with transistor-level design of full-custom analog modules.
Preferred qualifications:
- Master’s degree or PhD in Electrical Engineering or related field.
- Experience in full-custom Pixel Array IP creation, MicroLED or display backplanes, and active-matrix architectures.
- Experience in Silicon Memory Implementation like Static Random Access Memory (SRAM) cell design or low-power memory structures.
- Experience in ultra-low-power management systems, including regulators and charge pumps.
- Experience with patented technology or publications in conferences or journals.
- Experience using AI for analog design.
About the job
We are seeking a highly skilled and experienced Senior Full-Custom Silicon Analog Design Engineer with customer-owned tooling (COT) and complementary metal-oxide semiconductor (CMOS) expertise to join our dynamic team and develop the next generation of our cutting-edge silicon for MicroLED-based microdisplay CMOS backplane.In this role, you will be responsible for the design, simulation, and guide the layout of high-performance analog and mixed-signal circuits in advanced CMOS technologies. You will play a key role in the development of next-generation products, contributing to all phases of the analog custom design from concept to production.Google's Raxium display group has established a revolutionary semiconductor materials display technology that enables new functionality in display products, bringing to users a closer and more natural linkage between the digital and physical realms in applications such as augmented reality (AR) and light-field display. With start-up roots and a state-of-the-art compound semiconductor fab in Silicon Valley, Raxium is seeking to build upon its engineering team with an aim to disrupt next-generation display markets.Individual pay is determined by factors including job-related skills, experience, and relevant education or training.
US: $192000 - $278000 (USD) + 20% bonus target + equity + benefits
Learn more about benefits at Google.
Responsibilities
- Lead end-to-end full-custom analog modules, encompassing analog IP specifications, architectural definition, seamless integration, and extensive transistor-level design and simulation.
- Participate in full-chip integration and full-custom Pixel Array IP creation, architecting specialized MicroLED drivers for individual pixel diodes and meeting constraints.
- Drive transistor-level innovations for ultra-low-power and low-voltage operation across custom logic, standard cells, and ultra-low-power Static Random-Access Memory (SRAM) memory blocks, reducing active and standby power dissipation.
- Direct physical layout guidance and parasitic optimization. Partner closely with layout designers on critical floorplanning, symmetry, shielding, matching, and electromigration/IR-drop sign-off.
- Collaborate closely with RTL designers, micro-architecture teams, and mixed-mode simulation groups using advanced modeling (Verilog-AMS, SystemVerilog RNM) to optimize chip performance, while co-leading post-tapeout silicon bench characterization and debug.
Information collected and processed as part of your Google Careers profile, and any job applications you choose to submit is subject to Google's Applicant and Candidate Privacy Policy.
Google is proud to be an equal opportunity and affirmative action employer. We are committed to building a workforce that is representative of the users we serve, creating a culture of belonging, and providing an equal employment opportunity regardless of race, creed, color, religion, gender, sexual orientation, gender identity/expression, national origin, disability, age, genetic information, veteran status, marital status, pregnancy or related condition (including breastfeeding), expecting or parents-to-be, criminal histories consistent with legal requirements, or any other basis protected by law. See also Google's EEO Policy, Know your rights: workplace discrimination is illegal, Belonging at Google, and How we hire.
If you have a need that requires accommodation, please let us know by completing our Accommodations for Applicants form.
Google is a global company and, in order to facilitate efficient collaboration and communication globally, English proficiency is a requirement for all roles unless stated otherwise in the job posting.
To all recruitment agencies: Google does not accept agency resumes. Please do not forward resumes to our jobs alias, Google employees, or any other organization location. Google is not responsible for any fees related to unsolicited resumes.
Equity is granted exclusively and discretionarily by Alphabet Inc. on the basis of an agreement concluded between you and Alphabet Inc. Alphabet Inc. is your sole contractual partner with respect to equity grants. GSU grants are not guaranteed, are discretionary, are subject to approval by the Alphabet Inc. board of directors or its delegate, the terms of the relevant Alphabet Inc. stock plan, and your grant agreement. They have no impact on statutory payments. Current or past grants do not confer an acquired right.