Senior Physical Design Engineer, AI Methodologies and Acceleration
- linkCopy link
- emailEmail a friend
Minimum qualifications:
- Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, or a related field, or equivalent practical experience.
- 5 years of experience in physical sesign (RTL-to-Graphic Data System II) and with closing blocks on advanced technology nodes.
- Experience with both Place and Route (P&R) and Signoff tools.
Preferred qualifications:
- Master's degree or PhD in Electrical Engineering, Computer Engineering or Computer Science, with an emphasis on computer architecture.
- Experience piloting and deploying new methodologies (machine Learning based or otherwise) to improve engineering efficiency or block-count throughput.
- Experience providing feedback to tool developers and familiarity with the concepts of ML driven EDA (e.g., prediction models for congestion, IR drop, timing, etc.).
- Ability to identify and articulate which parts of the physical design flow are repetitive or pattern-based versus those requiring specific architectural intuition.
- Ability to translate clean versus dirty design data to software and research teams.
About the job
In this role, you’ll work to shape the future of AI/ML hardware acceleration. You will have an opportunity to drive TPU (Tensor Processing Unit) technology that powers Google's most demanding AI/ML applications. You’ll be part of a team that pushes boundaries, developing custom silicon solutions that power the future of Google's TPU. You'll contribute to the innovation behind products loved by millions worldwide, and leverage your design and verification expertise to verify digital designs, with a specific focus on TPU architecture and its integration within AI/ML-driven systems.In this role, you will focus on product execution: owning partitions, driving partition convergence, and converging physical signoff domains of SoCs. However, you will leverage your physical design (PD) domain expertise to serve as a critical partner with the world-renowned Google DeepMind (GDM) research group. You will not simply be a user of tools, but a partner in defining them and maintaining a foot in active product cycles, you will identify the specific place and route (P&R) and signoff bottlenecks that limit engineering bandwidth. You will work with GDM researchers to translate these "day-in-the-life" issues into solvable problem statements, and to validate their AI solutions against the rigorous demands of real-world silicon schedules.The AI and Infrastructure team is redefining what’s possible. We empower Google customers with breakthrough capabilities and insights by delivering AI and Infrastructure at unparalleled scale, efficiency, reliability and velocity. Our customers include Googlers, Google Cloud customers, and billions of Google users worldwide.
We're behind Google's groundbreaking innovations, empowering the development of AI models, delivering unparalleled computing power to global services, and providing the essential platforms that enable developers to build the future. From software to hardware our teams are shaping the future of world-leading hyperscale computing, with key teams working on the development of our TPUs, Vertex AI for Google Cloud, Google Global Networking, Data Center operations, systems research, and much more.
Responsibilities
- Own physical design blocks or partitions from RTL to-GDSII flow, executing all aspects including floorplanning, placement, clock tree synthesis, routing, and physical verification to ensure successful tape-out.
- Drive the closure of timing, power, and signal integrity for high-performance designs, utilizing your experience to navigate Engineering Change Orders (ECOs) and design rule constraints.
- Collaborate with Google DeepMind to incorporate AI-driven tools into the production flow by testing new algorithms on your blocks, ensuring they provide tangible improvements in power, performance, area (PPA) and turn-around-time (TAT).
- Analyze the physical design life-cycle to distinguish between problems that require traditional engineering heuristics and those that are suitable for AI acceleration.
- Partner with Computer Aided Design (CAD) and methodology teams to transition validated AI prototypes into stable, production-supported features for the wider PD organization.
Information collected and processed as part of your Google Careers profile, and any job applications you choose to submit is subject to Google's Applicant and Candidate Privacy Policy.
Google is proud to be an equal opportunity and affirmative action employer. We are committed to building a workforce that is representative of the users we serve, creating a culture of belonging, and providing an equal employment opportunity regardless of race, creed, color, religion, gender, sexual orientation, gender identity/expression, national origin, disability, age, genetic information, veteran status, marital status, pregnancy or related condition (including breastfeeding), expecting or parents-to-be, criminal histories consistent with legal requirements, or any other basis protected by law. See also Google's EEO Policy, Know your rights: workplace discrimination is illegal, Belonging at Google, and How we hire.
If you have a need that requires accommodation, please let us know by completing our Accommodations for Applicants form.
Google is a global company and, in order to facilitate efficient collaboration and communication globally, English proficiency is a requirement for all roles unless stated otherwise in the job posting.
To all recruitment agencies: Google does not accept agency resumes. Please do not forward resumes to our jobs alias, Google employees, or any other organization location. Google is not responsible for any fees related to unsolicited resumes.