job details

Back to jobs search

Jobs search results

3,400 jobs matched
Back to jobs search

Digital Design Engineer, RTL

GoogleBengaluru, Karnataka, India

Minimum qualifications:

  • Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, or equivalent practical experience.
  • 3 years of experience with multiple SoCs with Silicon success.
  • Experience with chip design flow.

Preferred qualifications:

  • Experience in micro-architecture and coding in one or more of the following areas: memory compression, interconnects, coherence, cache.
  • Knowledge of ARM based SoC, Debug (coresight).
  • Understanding of cross-domain involving domain validation, design for testing, physical design, and software.
  • Understanding of Verilog or System Verilog language.
  • Proficiency with ASIC design methodologies for front quality checks like; Lint, CDC/RDC, Synthesis, design for testing, ATPG/Memory BIST, UPF, and Low Power Optimization/Estimation.

About the job

Be part of a team that pushes boundaries, developing custom silicon solutions that power the future of Google's direct-to-consumer products. You'll contribute to the innovation behind products loved by millions worldwide. Your expertise will shape the next generation of hardware experiences, delivering unparalleled performance, efficiency, and integration.

The Platforms and Devices team encompasses Google's various computing software platforms across environments (desktop, mobile, applications), as well as our first party devices and services that combine the best of Google AI, software, and hardware. Teams across this area research, design, and develop new technologies to make our user's interaction with computing faster and more seamless, building innovative experiences for our users around the world.

Responsibilities

  • Work on both the IP design and integration activities including: plan tasks, support, hold code and design reviews, contribute on sub-system/chip-level integration.
  • Interact closely with the architecture team and develop implementation strategies to meet quality, schedule, and power performance area for IPs.
  • Interact with the subsystem team and plan System-on-Chip (SoC) milestones, plan quality checks as part of SoC milestones (e.g., IPXACT, CSR, Lint, CDC, SDC, UPF, etc.).
  • Work with cross-functional teams of verification, design for test, physical design, emulation, and software to make design decisions and represent project status throughout the development process.

Information collected and processed as part of your Google Careers profile, and any job applications you choose to submit is subject to Google's Applicant and Candidate Privacy Policy.

Google is proud to be an equal opportunity and affirmative action employer. We are committed to building a workforce that is representative of the users we serve, creating a culture of belonging, and providing an equal employment opportunity regardless of race, creed, color, religion, gender, sexual orientation, gender identity/expression, national origin, disability, age, genetic information, veteran status, marital status, pregnancy or related condition (including breastfeeding), expecting or parents-to-be, criminal histories consistent with legal requirements, or any other basis protected by law. See also Google's EEO Policy, Know your rights: workplace discrimination is illegal, Belonging at Google, and How we hire.

If you have a need that requires accommodation, please let us know by completing our Accommodations for Applicants form.

Google is a global company and, in order to facilitate efficient collaboration and communication globally, English proficiency is a requirement for all roles unless stated otherwise in the job posting.

To all recruitment agencies: Google does not accept agency resumes. Please do not forward resumes to our jobs alias, Google employees, or any other organization location. Google is not responsible for any fees related to unsolicited resumes.

Google apps
Main menu