job details

Back to jobs search

Jobs search results

2,875 jobs matched
Back to jobs search

Central Processing Unit Physical Design Implementation Engineer, Silicon

GoogleNew Taipei, Banqiao District, New Taipei City, Taiwan

Google welcomes people with disabilities.


Minimum qualifications:

  • Bachelor's degree in Electrical Engineering or Computer Science, or equivalent practical experience.
  • 3 years of experience in physical design.
  • Experience in one or more sign-off convergence in Static timing analysis (STA) electrical checks and physical verification domains.
  • Expertise in high-performance, low-power physical design and implementation techniques with industry standard implementation and signoff tools.

Preferred qualifications:

  • 3 years of industry experience with high-performance CPUs.
  • Experience in using Static Timing Analysis (STA), power grid network delivery, and power analysis tools.
  • Knowledge of Central Processing Unit (CPU) including critical iterations for timing and low power microarchitecture and implementation techniques for CPUs.
  • Knowledge of computer architecture, logic design, RTL and Knowledge of Verilog/SystemVerilog.

About the job

Be part of a diverse team that pushes boundaries, developing custom silicon solutions that power the future of Google's direct-to-consumer products. You'll contribute to the innovation behind products loved by millions worldwide. Your expertise will shape the next generation of hardware experiences, delivering unparalleled performance, efficiency, and integration.

Google's mission is to organize the world's information and make it universally accessible and useful. Our team combines the best of Google AI, Software, and Hardware to create radically helpful experiences. We research, design, and develop new technologies and hardware to make computing faster, seamless, and more powerful. We aim to make people's lives better through technology.

Responsibilities

  • Develop RTL2GDS Physical Design tools and flows for advanced CPU designs to achieve Performance, Power, Area (PPA).
  • Collaborate with the Register-Transfer Level (RTL) Design teams on micro-architectural critical items for timing and power convergence.
  • Manage block and hierarchical design physical implementation and Quality of Result (QoR) (e.g., power, timing, area).

Information collected and processed as part of your Google Careers profile, and any job applications you choose to submit is subject to Google's Applicant and Candidate Privacy Policy.

Google is proud to be an equal opportunity and affirmative action employer. We are committed to building a workforce that is representative of the users we serve, creating a culture of belonging, and providing an equal employment opportunity regardless of race, creed, color, religion, gender, sexual orientation, gender identity/expression, national origin, disability, age, genetic information, veteran status, marital status, pregnancy or related condition (including breastfeeding), expecting or parents-to-be, criminal histories consistent with legal requirements, or any other basis protected by law. See also Google's EEO Policy, Know your rights: workplace discrimination is illegal, Belonging at Google, and How we hire.

If you have a need that requires accommodation, please let us know by completing our Accommodations for Applicants form.

Google is a global company and, in order to facilitate efficient collaboration and communication globally, English proficiency is a requirement for all roles unless stated otherwise in the job posting.

To all recruitment agencies: Google does not accept agency resumes. Please do not forward resumes to our jobs alias, Google employees, or any other organization location. Google is not responsible for any fees related to unsolicited resumes.

Google apps
Main menu