job details

Back to jobs search

Jobs search results

2,494 jobs matched
Back to jobs search

RTL Design Engineer, Security, Silicon

GoogleBengaluru, Karnataka, India

Minimum qualifications:

  • Bachelor's degree in Computer Science, Electrical Engineering, Computer Engineering, a related technical field, or equivalent practical experience.
  • 3 years of experience designing Register Transfer Level (RTL) digital reasoning using SystemVerilog for Field-programmable Gate Array (FPGA)/Application-specific integrated circuits (ASICs).
  • Experience with Application-specific integrated circuits (ASIC) design methodologies and QA flows (e.g., VCLP, Lint, CDC, RDC, SGDFT).
  • Experience with a scripting language such as Perl or Python.
  • Experience in area, power and performance optimization.

Preferred qualifications:

  • Master's degree or PhD in Electrical Engineering, Computer Engineering or Computer Science, with an emphasis on Computer Architecture, or a related field.
  • Experience with Unified Power Format (UPF) and VCLP.
  • Experience in design and development of security blocks or crypto blocks.

About the job

Be part of a diverse team that pushes boundaries, developing custom silicon solutions that power the future of Google's direct-to-consumer products. You'll contribute to the innovation behind products loved by millions worldwide. Your expertise will shape the next generation of hardware experiences, delivering unparalleled performance, efficiency, and integration.

Google's mission is to organize the world's information and make it universally accessible and useful. Our team combines the best of Google AI, Software, and Hardware to create radically helpful experiences. We research, design, and develop new technologies and hardware to make computing faster, seamless, and more powerful. We aim to make people's lives better through technology.

Responsibilities

  • Perform Verilog/SystemVerilog Register Transfer Level (RTL) coding, functional or performance simulation debug.
  • Participate in test planning and coverage analysis.
  • Develop Register Transfer Level (RTL) implementations that meet power, performance and area goals.
  • Participate in synthesis, timing/power closure and support pre-silicon and post-silicon bring-up.
  • Create tools/scripts to automate tasks and track progress. Work with multi-disciplined and multi-site teams in Architecture, Register Transfer Level (RTL) design, verification, Design for testing (DFT) and Partner Domains (PD).

Information collected and processed as part of your Google Careers profile, and any job applications you choose to submit is subject to Google's Applicant and Candidate Privacy Policy.

Google is proud to be an equal opportunity and affirmative action employer. We are committed to building a workforce that is representative of the users we serve, creating a culture of belonging, and providing an equal employment opportunity regardless of race, creed, color, religion, gender, sexual orientation, gender identity/expression, national origin, disability, age, genetic information, veteran status, marital status, pregnancy or related condition (including breastfeeding), expecting or parents-to-be, criminal histories consistent with legal requirements, or any other basis protected by law. See also Google's EEO Policy, Know your rights: workplace discrimination is illegal, Belonging at Google, and How we hire.

If you have a need that requires accommodation, please let us know by completing our Accommodations for Applicants form.

Google is a global company and, in order to facilitate efficient collaboration and communication globally, English proficiency is a requirement for all roles unless stated otherwise in the job posting.

To all recruitment agencies: Google does not accept agency resumes. Please do not forward resumes to our jobs alias, Google employees, or any other organization location. Google is not responsible for any fees related to unsolicited resumes.

Google apps
Main menu